eCPRI Intel FPGA IP
eCPRI Intel® FPGA IP Release Notes
Nomoro ea Intel® FPGA IP (XYZ) e ka fetoha ka mofuta o mong le o mong oa software ea Intel Quartus® Prime. Phetoho ho:
- X e bontša phetoho e kholo ea IP. Haeba u nchafatsa software ea Intel Quartus Prime, u tlameha ho nchafatsa IP.
- Y e bonts'a IP e kenyelletsa likarolo tse ncha. Nchafatsa IP ea hau ho kenyelletsa likarolo tsena tse ncha.
- Z e bonts'a IP e kenyelletsa liphetoho tse nyane. Hlahisa IP ea hau bocha ho kenyelletsa liphetoho tsena.
- Kenyelletso ea Intel FPGA IP Cores
- eCPRI Intel FPGA IP User Guide
- eCPRI Intel FPGA IP Design Example Bukana ea Mosebelisi
eCPRI Intel FPGA IP v2.0.1
Lethathamo la 1. v2.0.1 2022.11.15
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
|
22.3 |
Ts'ehetso e ekelitsoeng bakeng sa sehlopha se latelang sa Intel Agilex ™ le boemo ba lebelo:
• Sehlopha sa lisebelisoa: Indasteri • Kereiti ya lebelo: -3 |
— |
eCPRI Intel FPGA IP v2.0.0
Lethathamo la 2. v2.0.0 2022.08.26
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
|
22.2 |
Tšehetso e ekelitsoeng bakeng sa morero oa ho rarolla lipakete tsa pele tsa L2 CoS tse thehiloeng ho O-RAN Control, User and Synchronization Plane Specification 7.01 (ORAN-WG4.CUS.0-v07.01), Karolo ea 5.3 Boleng ba Tšebeletso. |
— |
| Ts'ehetso e ekelitsoeng bakeng sa mochini oa Boitsebiso ba Phallo ea data e ipapisitseng le Taolo ea O-RAN, Mosebelisi le Tlhaloso ea Sefofane sa Synchronization.
7.01 (ORAN-WG4.CUS.0-v07.01), Karolo ea 5.4 Boitsebiso ba Phallo ea Boitsebiso. |
— |
|
| E kentse lets'oao le lecha: | — |
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
| • tx_queue__fifo_e tletse | ||
| • ext_source_pkt_type | ||
| • ext_tx_ingress_timestamp_96b_lintlha | ||
| • ptp_tx_ingress_timestamp_96b_lintlha | ||
| E kentse liparamente tse ncha tsa IP: | ||
| • ID ea kamehla ea VLAN | ||
| • Mokhoa oa ho sebetsa oa data Flow Maching | ||
| • Lipakete Arbitration Scheme | ||
| • Lipakete tsa TX Likatla pele | ||
| • TX Arbitration Queue 0 Depth | ||
| • TX Arbitration Queue 1 Depth | — | |
| • TX Arbitration Queue 2 Depth | ||
| • TX Arbitration Queue 3 Depth | ||
| • TX Arbitration Queue 4 Depth | ||
| • TX Arbitration Queue 5 Depth | ||
| • TX Arbitration Queue 6 Depth | ||
| • TX Arbitration Queue 7 Depth |
eCPRI Intel FPGA IP v1.4.1
Lethathamo la 3. v1.4.1 2022.07.01
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
|
22.1 |
E kentse sebopeho sa hardware example tšehetso bakeng sa mefuta e fapaneng ea lisebelisoa tsa Intel Agilex F-tile. Moqapi example ts'ehetsa lisebelisoa tse latelang tsa ntlafatso:
• Intel Agilex I-Series FPGA Development Kit • Intel Agilex I-Series Transceiver-SoC Development Kit |
— |
| Tšehetso e ekelitsoeng bakeng sa simulator ea QuestaSim*. | — | |
| E tlositsoe tšehetso bakeng sa simulator ea ModelSim* SE. | — | |
|
21.3 |
E kenyellelitse tšehetso ea IP-XACT. | — |
| Taba e tsitsitse: Ha e khone ho bona lenane la lithaele tsa sesebelisoa. | Ha ho khetho e fosahetseng ea lithaele. |
eCPRI Intel FPGA IP v1.4.0
Lethathamo la 4. v1.4.0 2021.10.01
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
|
21.2 |
Tšehetso e ekelitsoeng bakeng sa lisebelisoa tsa Intel Agilex F-tile. | — |
| Tšehetso e ekelitsoeng bakeng sa meralo ea likanale tse ngata. | — | |
| E tlositsoe tšehetso bakeng sa simulator ea NCSim*. | — | |
| Taba e lokisitsoe: The Phallela khetho e ne e le sieo ha u nolofalletsa Kopana le ORAN khetho ho IP Parameter Editor. | U ka khona ho etsa kapa ho tima Phallela kgetho ha ho Kopana le ORAN parameter e butswe. |
eCPRI Intel FPGA IP v1.3.0
Lethathamo la 5. v1.3.0 2021.02.26
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
|
20.4 |
Tšehetso e ekelitsoeng bakeng sa lisebelisoa tsa Intel Agilex E-tile. | — |
| Tšehetso e ekelitsoeng bakeng sa 1588 PTP Fingerprint (8-bit wide) e le tšobotsi e tloaelehileng. | Ha e tsamaellane ka morao le 4-bit PTP Fingerprint Width |
eCPRI Intel FPGA IP v1.2.0
Lethathamo la 6. v1.2.0 2021.01.08
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
|
20.3 |
Ts'ehetso e ekelitsoeng bakeng sa mofuta oa interworking function (IWF) mofuta oa 0. | O ka hokela node ea eCPRI ka node e le 'ngoe ea CPRI. |
| E ts'ehetsa ho hokahanya ha eCPRI Intel FPGA IP le O-RAN Intel FPGA IP. |
— |
|
| E kenyellelitsoe li-parameter tse ncha tse amanang le IWF:
• Tšehetso ea Mosebetsi oa ho Kopana (IWF). • Mofuta oa Mosebetsi o Kopanetsoeng (IWF). • Mosebetsi oa Interworking (IWF) Palo ea CPRI |
U sebelisa liparamente tsena, u ka nolofalletsa eCPRI IP ea hau bakeng sa ts'ebetso ea IWF. |
|
| E kenyellelitse li-interfaces tse latelang tse amanang le IWF:
• Mofuta oa 0 oa IWF oa eCPRI Source Interface • Mofuta oa 0 oa IWF oa eCPRI Sink Interface • Mofuta oa IWF 0 CPRI MAC Interface Hlokomela: Sheba eCPRI Intel FPGA IP User Guide bakeng sa lintlha tse qaqileng mabapi le matšoao a amanang le li-interfaces tsena. |
— |
|
| E kentse matšoao a latelang a oache:
• iwf_gmii_rxclk[N] • iwf_gmii_txclk[N] • gmii_rxclk[N] • gmii_txclk[N] |
— |
|
| E kentse matšoao a latelang a ho seta bocha:
• iwf_rst_tx_n • iwf_rst_rx_n • rst_tx_n_sync • rst_rx_n_sync • iwf_gmii_rxreset_n[N] • iwf_gmii_txreset_n[N] • gmii_rxreset_n[N] • gmii_txreset_n[N] |
— |
|
| Moralo oa eCPRI IP example bakeng sa sesebelisoa sa Intel Arria® 10 se se se fumaneha. |
— |
eCPRI Intel FPGA IP v1.1.0
Lethathamo la 7. v1.1.0 2020.05.18
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
|
20.1 |
Tšehetso e ekelitsoeng bakeng sa lisebelisoa tsa Intel Arria 10. | — |
| IP e tšehetsa sekhahla sa data sa 10G bakeng sa lisebelisoa tsa Intel Stratix® 10 le Intel Arria 10. | — | |
| E kentse liparamente tse ncha tse latelang:
• Phallela • Kopana le ORAN • Tsela e le 'ngoe ea ho lieha ho lekanya nako Bitwidth • Bit-width ea phihlello ea memori ea Remote • Remote Reset Timer Bit-width |
— |
eCPRI Intel FPGA IP v1.0.0
Lethathamo la 8. v1.0.0 2020.04.13
| Intel Quartus Prime Version | Tlhaloso | Tšusumetso |
| 19.4 | Tokollo ea pele. | — |
eCPRI Intel FPGA IP User Guide Archives
Bakeng sa liphetolelo tsa morao-rao le tse fetileng tsa bukana ea mosebelisi, sheba mofuta oa HTML oa Tataiso ea Mosebelisi ea Intel FPGA IP. Khetha mofuta ebe o tobetsa Download. Haeba IP kapa mofuta oa software o sa thathamisoa, ho sebetsa tataiso ea mosebelisi bakeng sa IP e fetileng kapa mofuta oa software.
eCPRI Intel FPGA IP Design Example User Guide Archives
Bakeng sa liphetolelo tsa morao-rao le tse fetileng tsa bukana ena ea basebelisi, sheba eCPRI Intel FPGA IP Design Example Buka ea Mosebelisi HTML version. Khetha mofuta ebe o tobetsa Download. Haeba IP kapa mofuta oa software o sa thathamisoa, ho sebetsa tataiso ea mosebelisi bakeng sa IP e fetileng kapa mofuta oa software.
Intel Corporation.
Litokelo tsohle li sirelelitsoe. Intel, logo ea Intel, le matšoao a mang a Intel ke matšoao a khoebo a Intel Corporation kapa lithuso tsa eona. Intel e tiisa ts'ebetso ea FPGA ea eona le lihlahisoa tsa semiconductor ho latela litlhaloso tsa hajoale ho latela waranti e tloaelehileng ea Intel, empa e na le tokelo ea ho etsa liphetoho ho lihlahisoa le lits'ebeletso life kapa life ka nako efe kapa efe ntle le tsebiso. Intel ha e nke boikarabello kapa boikarabello bo hlahang ka lebaka la kopo kapa ts'ebeliso ea tlhahisoleseling efe kapa efe, sehlahisoa, kapa ts'ebeletso e hlalositsoeng mona ntle le ha ho lumellane ka ho hlaka ka lengolo ke Intel. Bareki ba Intel ba eletsoa ho fumana mofuta oa morao-rao oa litlhaloso tsa sesebelisoa pele ba itšetleha ka tlhahisoleseling efe kapa efe e phatlalalitsoeng le pele ba beha litaelo tsa lihlahisoa kapa lits'ebeletso.
Mabitso a mang le mabitso a mang a ka nkoa e le thepa ea ba bang.
Litokomane / Lisebelisoa
 |
Intel eCPRI Intel FPGA IP [pdf] Bukana ea Mosebelisi eCPRI Intel FPGA IP, eCPRI Intel, FPGA IP |
